INFORMATION DISCLOSURE CITATION PTO-1449			Customer Number: 26615		ATTORNEY'S DKT NO. H1172 APPLICANT(S) Srikanteswara Daksnin: Filing Date August 4, 2003		APPLICATION NO. Unassigned 32,989 a-Murthy et al. GRoup Unassigned		
			U.S. PATENT	DOČU	MENTS				
EXAMINER'S INITIALS	PATENT NO.			NAME			SUBCLASS DATE		
		=							
	·			_					
		· Š	OREIGN PATEN	IT DO	CUMENTS			<u> </u>	
EXAMINER'S INITIALS	PATENT NO.	DATE		COUNT		CLASS	SUBCLASS	Trans Yes	
									
		- 10. yyp. 10. yr		Ye?		25.5.**			
A	OTHER DOCUMENTS (Including Author Title Date Pertinent Pages: Etc.) Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.								
	Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages 421-424.								
	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.								
D 2	Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70. Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.								
EXAMINER	Daisel				DATE CONSIDERED 6/20/0 X				

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).